-
Codasip Pivots Away from RISC-V IP
Following a year-long process to sell the company, RISC-V licensor Codasip restructured this month. On Semiconductor (Onsemi) has acquired the CPU design (IP) operation, and we expect it to use the Codasip cores in its chips and those of its ASIC customers. Codasip continues, licensing its CPU-customization tool to Onsemi, licensing its Cheri security technology,… continue reading
-
BWR 12: The Memory Episode
Joe and Bob welcome noted memory analyst Jim Handy and MEXT CEO Gary Smerdon to the show to talk about the memory crisis and MEXT’s DRAM-conserving technology. continue reading
-
BWR 11: GTC and OFC
In this episode of the Byrne-Wheeler Report, hosts Joe and Bob discuss the latest developments in processors and interconnect, with a focus on data center infrastructure. Recorded shortly after major industry conferences GTC and OFC, the discussion offers an insider’s perspective on how the industry is racing to meet the demands of generative AI. The… continue reading
-
Arm Chips Are Back, and This Time They Mean Business
Arm has entered the chip market with the AGI processor. Featuring 136 Neoverse cores and PCIe Gen6, it aims to outperform x86 servers by 2× per rack. continue reading
-
What the Heck is a Groq?
Groq was one of many companies to realize that GPUs suboptimally execute neural networks. But like other NPU companies, it also failed to anticipate how AI models were changing. Groq’s technical shortcomings, along with the software and other challenges NPU startups face, diminished its products’ appeal to most customers. In a reversal, the strength-weakness duality… continue reading
-
Meta Bares MTIA Roadmap, Accelerates NPU Development
Tamping down speculation about the viability of its MTIA AI accelerator, Meta has disclosed its roadmap for the NPU family. The company is speeding up the pace at which it introduces new versions, revealing plans to deploy three designs this year and next after recently deploying its third-generation MTIA300. We believe the first MTIA (now… continue reading
Popular
Sponsored Content and Plugs
- BWR 12: The Memory Episode
- Slash Server Costs Without Hardware or Software Changes
- Ceva Boosts NeuPro-M NPU Throughput and Efficiency
- MEXT Helps IT Leaders Find the Sweet Spot
- Chips Act Backs Chiplets
Other Sites You Might Like
Read More
Amazon AMD Arm auto Broadcom business Cerebras Ceva CPU data center DPU DSP edge AI embedded FPGA Google GPU Groq IBM Imagination industrial Intel interconnect Marvell MCU MediaTek memory Meta MEXT Microsoft MLPerf NPU (AI accelerator) Nvidia OpenAI PC process tech Qualcomm RISC-V SambaNova smartphone SoftBank software Tensordyne Tenstorrent Upscale