• AMD Scales Epyc 9006 “Venice” to 256 Cores and 1 GB of L3 Cache

    AMD Epyc 9006 package and die

    AMD has revealed the first models of its sixth-generation Epyc product line, Venice. Based on the new Zen 6 and Zen 6c cores, the now-shipping processors offer two packaging options. Maximum core count increases from 192 in the previous Turin generation to 256. As before, the highest-frequency chips boost to 5 GHz. Across the board,… continue reading

  • NextSilicon Arbel Targets RISC-V Servers

    NextSilicon Arbel chip with exposed die

    NextSilicon, a startup focusing on processors for high-performance computing, is developing a server-class 64-core CPU chip called Arbel. A RISC-V design based on a core NextSilicon employed in its Maverick-2 data-flow compute accelerator, Arbel is due to ship in early 2028. A development chip is already in customers’ hands. The RISC-V architecture has been mooted… continue reading

  • Nvidia Vera’s High-Bandwidth Architecture Targets the Agentic-AI Era

    Nvidia Vera CPU chip with exposed die

    Nvidia is mounting a charm offensive for its Vera microprocessor, touting its sizable strengths in key areas and retconning it into a framework of how data-center processors have changed. If this framework is valid, the company is at least one generation ahead of other server-processor suppliers. At the same time, Nvidia claims that competing products… continue reading

  • BWR 15: Qualcomm Unveils Data-Center Strategy and More

    Thumbnail for BWR 15

    Joe and Bob discuss the latest advancements in semiconductor technology, including IBM’s sub-1 nanometer process, Intel’s new milestones, Qualcomm’s data center strategy, Etched, OpenAI, and Oxmiq, interconnect companies/technologies such as CXL and Upscale, and memory company Micron Technology.. They explore how these innovations are shaping the future of chip design and data center infrastructure. Available… continue reading

  • NextSilicon Maverick-2 Accelerates High-Performance Computing

    NextSilicon Maverick-2 die shot

    As data-center AI has come to dominate the market for computing accelerators such as GPUs, new vendors are targeting the previous main application of accelerators, high-performance computing (HPC), introducing unusual technologies. NextSilicon is one of these companies, supplying national labs and other HPC customers with its Maverick-2 processor based on a data-flow architecture. The HPC… continue reading

  • Tensordyne Napier Slashes Costs and Boosts Token Rates

    Tensordyne Napier

    The Tensordyne Napier NPU aims to beat Nvidia/Groq and Amazon/Cerebras at a fraction of the power, floor space, and cost, owing to logarithmic computing. continue reading

Popular

Sponsored Content and Plugs

Other Sites You Might Like

Read More

Amazon AMD Arm auto Broadcom business Cerebras Ceva consumer CPU data center DPU DSP edge AI embedded Epyc FPGA Google GPU IBM Imagination industrial Intel interconnect Marvell MCU MediaTek Meta MEXT Microsoft MLPerf NPU (AI accelerator) Nvidia OpenAI PC process tech Qualcomm RISC-V SambaNova Semidynamics smartphone SoftBank software Tenstorrent Upscale

error: Selecting disabled if not logged in