-
Semidynamics Integrates RISC-V Matrix Math
The Semidynamics AI processing element combines a RISC-V CPU with vector and tensor units, integrating—versus—attaching matrix acceleration. The company’s memory-access technology and customizable cores help it stand out in the crowded RISC-V market. continue reading
-
Arteris Expands NoC Offerings for AI Accelerators
Arteris has introduced mesh-topology support for its FlexNoC and Ncore NoC IP, catering to the growing demand from AI accelerators and many-core processors. The company’s parameterizable NoC solutions offer flexibility, performance, power efficiency, and—most importantly—scalability. continue reading
-
AMD Epyc 9005, MI325X, and Salina Debut at AI Gala
AMD paraded new data-center and PC processors at an AI-themed pep rally this week that featured partners and customers cheering the company’s advancements. Most of the products had been discussed previously but in only vague terms. continue reading
-
Intel’s Arrow Lake-S (Core Ultra 200S) Reduces Power
Intel’s Arrow Lake-S desktop processors improve performance and power efficiency compared with their predecessors, maintaining Intel’s solid competitive market position. The weak NPU is a branding problem, but the bigger AI problem is the technology’s weak consumer benefits. continue reading
-
Will the MediaTek Dimensity 9400 Put Gen AI in the Rearview Mirror?
The MediaTek Dimensity 9400 promises 28% greater multithread performance than its predecessor, and the company says its faster NPU ushers in the agentic AI era. continue reading
-
BrainChip Akida Pico Scales Down AI Processing
Executing spiking neural networks (SNNs), BrainChip’s licensable Akida NPU can be more power and area efficient than NPUs for convolutional neural networks (CNNs). However, converting a CNN to an SNN lessens Akida’s advantage and entails additional developer complexity. BrainChip, therefore, is leaning into its advantage, offering a new scaled-down Pico configuration that can operate without… continue reading
Popular
Sponsored Content and Plugs
- BWR 12: The Memory Episode
- Slash Server Costs Without Hardware or Software Changes
- Ceva Boosts NeuPro-M NPU Throughput and Efficiency
- MEXT Helps IT Leaders Find the Sweet Spot
- Chips Act Backs Chiplets
Other Sites You Might Like
Read More
Amazon AMD Arm auto Broadcom business Cerebras Ceva consumer CPU data center DPU DSP edge AI embedded Epyc FPGA Google GPU Imagination Intel interconnect Marvell MCU MediaTek memory Meta MEXT Microsoft MLPerf NPU (AI accelerator) Nvidia OpenAI PC process tech Qualcomm Renesas RISC-V SambaNova Semidynamics SiFive smartphone software Tenstorrent Upscale