-
Arm Neoverse V3 and N3 Turn Up the Heat on X86
Arm has refreshed its entire infrastructure-CPU line, delivering new Neoverse V3, N3, and E3 cores. A rung up the integration ladder, the company also offers compute subsystems (CSS) that combine these CPUs, a mesh network, cache, and interfaces to facilitate customers’ SoC and chiplet designs. Arm reports V3 and N3 are typically about 13% and… continue reading
-
Plug: Get the Definitive 2024 RISC-V Report
The SHD Group has developed a detailed RISC-V report covering design starts by application, unit volume projections by market, and projections through 2030. Visit SHD’s website to receive a complementary version. For the full version, contact us here at XPU. We’ll relay your interest, and you’ll help support this site. continue reading
-
Sam Altman Proposes World’s Largest Cash Incinerator
In a spasm of incisive journalism, we’re reporting that various news sites are reporting that the Wall Street Journal has reported that Sam Altman wants several trillion dollars from Arab sovereign-wealth funds to fab and deploy AI chips, calling the project GlobalFoundries 2: AI Boogaloo. Shine bright, Sam. continue reading
-
AMD Ryzen Gets On Board With Xilinx Versal
Two years after completing its Xilinx acquisition, AMD has released a design combining an AMD-heritage processor with a Xilinx-heritage FPGA. The new AMD Embedded+ is a board, not a chip, however. It targets PC-like systems for industrial, medical, and other embedded applications. Taking over Xilinx, with its broad customer base, should help AMD expand its… continue reading
-
You Would Think There’s a Single Optimal Heterogenous Multicore Configuration for Power, Performance, or Area
AMD’s blend of Zen 4 and Zen 4c cores in Phoenix 2 seems optimal, but the variety of heterogeneous multicore configurations in the wild suggests there’s no consensus optimum. continue reading
-
Why License Verilog When You Can Use Excel?
Some guy made a gate-level CPU design in Excel. I’m only disappointed the compiler is in Python instead of VBA. continue reading
Popular
Sponsored Content and Plugs
- BWR 12: The Memory Episode
- Slash Server Costs Without Hardware or Software Changes
- Ceva Boosts NeuPro-M NPU Throughput and Efficiency
- MEXT Helps IT Leaders Find the Sweet Spot
- Chips Act Backs Chiplets
Other Sites You Might Like
Read More
Amazon AMD Arm auto Broadcom business Cerebras Ceva consumer CPU data center DPU DSP edge AI embedded Epyc FPGA Google GPU IBM Imagination industrial Intel interconnect Marvell MCU MediaTek Meta MEXT Microsoft MLPerf NPU (AI accelerator) Nvidia OpenAI PC process tech Qualcomm RISC-V SambaNova Semidynamics smartphone SoftBank software Tenstorrent Upscale